

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuit

Semester: Fall

Year : 2013
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Define analog and digital systems. Which system do you prefer and why? 7
- b) i) Subtract $(100101)_2$ from $(1111101)_2$ using 2's complement method. 8
- ii) Subtract $(7729)_{10} - (842.4)_{10}$ using 9's complement.
2. a) Explain the universal property of NOR gate with appropriate logic gates. 8
- b) Design a logic circuit to implement the Boolean function $F(A,B,C,D) = \sum(1,3,7,11,15)$ $D(A,B,C,D) = \sum(0,2,5)$ in the term of
i. Sum of products
ii. Implement with NAND-NAND gate only 7
3. a) Design a combinational circuit with four input lines that represent a decimal digit in BCD and four output lines that generate the 9's complement of the input digit. 8

OR

- Design a combinational circuit which takes three input numbers and produces an output equal to square of the input.
- b) A combinational circuit is defined by the following three functions $F_1 = x'y' + xyz'$ $F_2 = x' + y$ $F_3 = xy + x'y'$ 7
 4. a) Design the circuit with a decoder and external gates. 7
 - b) Give the truth table logic circuit and characteristic equation of J-K flip flop. How it can be converted into T flip flop. 8
 - b) Design a counter with the following binary sequence 0, 1, 3, 2, 6, 4, 5, 7 and repeat. Use T flip flop.

5. a) Design an adder/subtractor circuit with one selection variable S and two inputs A and B . When $S=0$ the circuit performs $A+B$ when $S=1$ the circuit performs $A-B$ by taking the 2's complement of B . 7
- b) What is PLA? Derive the programming table for the combinational circuit that squares a 3-bit input number. 8
6. a) Explain in brief about: 5
- i. Gray code
- ii. Modulo 2 system. 5
- b) Differentiate between synchronous and asynchronous logic. 5
- c) What do you understand by output hazard races? 2×5
7. Write short notes on (Any two):
- a) Nibble Adder
- b) Magnitude comparator
- c) Master Slave flip-flop

**SHIVAM STATIONERY & COMPUTER
REPAIRING CENTRE
PH. NO. 9826736936
ADDRESS : THAPA CHOWK**

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Spring

Year : 2013
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Describe in brief why most of system in the present days has been converted to digital rather than analog. 5
b) "8 4 -2 -1 code is self-complementing code." Justify this statement. 5
c) i) Perform the following subtraction $(34)_8 - (27)_8$ convert the given number into binary and perform subtraction using 2's complement. 5
ii) Determine the value of base x if $(321)_x = (57)_8$
2. a) Design even parity generator when a 3 bit message contains cyclic code. 7
b) Reduce the given expression in minimum number of literals using Boolean algebra and drive the truth table and implement in NAND logic. 8
 $A+B[AC+B\{AC+(B+C')D\}]$
3. a) A logic circuit implements the following Boolean function $F = A'C + AC'D'$ It is found that the circuit input combination $A=C=1$ can never occur. Using K-map with proper don't care conditions, find a simplified expression and implement it using NAND gates only. 8
b) Derive a PLA program table for the combinational circuit that squares 3 bit number minimize the number of product term. 7
4. a) Differentiate between PLA and ROM. Implement the given four Boolean function using 8×4 PLA 7

$$A(x, y, z) = \sum(1, 2, 4, 6)$$

$$B(x, y, z) = \sum(0, 1, 6, 7)$$

$$C(x, y, z) = \Sigma(2, 6)$$

$$D(x, y, z) = \Sigma(1, 2, 3, 5, 7)$$

- b) Explain in detail about the positive edge triggered J.K flip-flop. Write its advantage over S-R flip-flop. 2
 - a) With suitable example explain about state reduction and assignment. Also, write the advantages of state reduction and assignment. 7
 - b) What is shift register? Explain the operation of serial-In serial out shift register with its circuit diagram and timing diagram. 8
6.
 - a) Design a 3 bit synchronous binary up counter using JK flip-flop. 8
 - b) Design a 4-bit arithmetic circuits which performs eight different operations. What do you mean by 'Output Hazard Races'? With the help of diagram explain how Read/Write operation is performed in RAM. 7
- 7 Write short notes on: *(Any Two)* 2x5
 - a) Status Register
 - b) Nibble Adder
 - c) Master Slave f/f.



POKHARA UNIVERSITY

Semester: Fall

Level: Bachelor
Programme: BE
Course: Logic Circuits

Year : 2014
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) What are the differences between Digital and Analog system. Why digital systems are preferred rather than Analog system. 5
- b) Add and multiply the following number in the given base without converting to decimal. 5
 - i. $(1230)_4$ and $(23)_4$
 - ii. $(135.4)_6$ and $(43.2)_6$
- c) Perform the following conversion. 5
 - i. $(5849)_{10} = ()_{\text{Excess-3}}$
 - ii. $(8412)_{10} = ()_{2421}$
 - iii. $(10101111)_{\text{GRAY}} = ()_2$
2. a) Simplify the following expression using Boolean algebra 5
 - i. $(AB' + ABC)' + A(B + AB')$
 - ii. $[(BC' + A'D)(AB' + CD)']$
- b) Given the following Boolean function: $F = xy + x'y + y'z$ 5
 - i. Implement it with OR and NOT Gate
 - ii. Implement it with only AND and NOT Gate
- c) A Boolean function is given by $F(A, B, C, D) = \sum(3, 4, 5, 7, 9, 13, 14, 15)$ and don't care condition $d(A, B, C, D) = \sum(0, 2, 8)$. Simplify it using K-map and implement using NAND gate only. 8
3. a) Map and implement using NAND gate only. 7
- b) Design a combinational circuit that converts a decimal digit from the 2421 code to 84-2-1 code to binary. 8
4. a) Design a BCD to Excess -3 code converter circuit. 8
- b) Design a Comparator circuit that compared two 4 bit numbers. The two numbers being A and B. It is required to obtain three possible


outcomes. i.e . $A > B$, $A < B$ and $A = B$.

b) Implement the following with appropriate MUX:

i. $F(A,B,C) = \sum (1,3,5,6)$

ii. $F(A,B,C,D) = \sum (0,1,3,4,8,9,15)$

5. a) Design a sequential circuit corresponding to the given state diagram using S-R flipflop.



b) Explain operation of J-K Flip-flop with its logic diagram and truth table.

6. a) What is counter? Explain its any one of its type in brief.

b) Design 4-bit logical circuits which perform eight different logical operations.

7. Write short notes on: (Any two)

a) Parity checker

b) Output Hazard Races

c) Status Register.

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuit

Semester: Spring

Year : 2014
Full Marks: 100
Pass Marks: 45
Time : 3hrs.


Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Define positive and negative logic system. "Digital circuits are easier to design than analog circuit." Do you agree with this statement? Give reasons to support your answer. 7
b) Find the value of X. 8
 - i) $(777)_x = (212)_8$
 - ii) $(DEC)_H = (0101)_x$
 - iii) $(563)_7 = (X)_3$
 - iv) $(100111)_{\text{Gray}} = (X)_{\text{Binary}}$
2. a) State and Prove De-Morgan's Theorem. List out the factors to be considered while constructing the Logic Gates. 7
b) What is Don't care condition? Simplify given function using K-map with circuit design. 8
 $F(W,X,Y,Z) = \Sigma(1,4,5,6,12,14,15)$ and don't care condition
 $D(W,X,Y,Z) = \Sigma(10,11)$.
3. a) Define universal gate. Design the three bit EX-OR circuit using only Universal gates. 7
b) Design a combinational circuit that accepts a 3 bit number as input and generates the output binary number equal to the 2's complement of input number. 8
4. a) Show how a full adder can be converted to a full subtractor with the addition of one inverter circuit. 7
b) Implement the following : 8
 - i. $F(A,B,C) = \Sigma(1,3,5,6)$ (using MUX)
 - ii. $F1 = \Sigma(0,2,5)$ $F2 = \Sigma(3,4,7)$ $F3 = \Sigma(6,7)$ (using ROM)

5. a) Realize the following state diagram into a circuit using j-k flip-flop.



- b) Describe read and write operation in RAM with diagram. Draw a circuit for 6-bit SIPO shift register.
6. a) Design an arithmetic circuit with one selection variable and two data inputs A and B, When $S = 0$, the circuit performs the addition operation $F = A + B$ when $S = 1$, the circuit performs the increment operation $F = A + 1$ (only show the block diagram).
- b) Design a 4-bit arithmetic circuits which performs eight different arithmetic operations.
7. Write short notes on: (Any two)
- Master slave flipflop.
 - Nibble Adder.
 - PLA.

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Fall

Year : 2015
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.


Attempt all the questions.

1. a) Which system is more efficient for logical computation? Differentiate between Digital and Analog system. 5
- b) Perform the conversion as indicated (any two). 5
 - i. $(243)_6 = ()_{\text{Excess-3}}$
 - ii. $(816)_{10} = ()_{2421}$
 - iii. $(BE)_{16} = ()_2$
- c) Use 2's complement to subtract the following: 5
 - i. $(101)_2 - (10100)_2$
 - ii. $(3950)_{10} - (876)_2$
 - iii. $(378)_{\text{BCD}} - (256)_{\text{BCD}}$
2. a) Prove the following Boolean expression. 5
 - i. $\overline{A}\overline{B} + BC + \overline{A}BC = \overline{A} + BC$
 - ii. $X\overline{Y} + Y\overline{Z} + Z\overline{X} = \overline{X}Y + \overline{Y}Z + \overline{Z}X$
- b) Simplify the Boolean function F and don't care conditions d in (1) SOP (2) POS and (3) draw NAND-NAND equivalent logic. Given: 5
$$F = A'B'D' + A'CD + A'BC$$
$$d = A'BC'D + ACD + AB'D'$$
- c) A Boolean function is given by $F(A,B,C,D) = \sum(3,4,6,8,10,12,14)$ and don't care condition $d(A,B,C,D) = \sum(0,2,8)$. Simplify it using K-Map and implement using NAND gate only. 5
3. a) Design a single combinational logic circuit that performs the addition of two input bits (a and b) when third input bit c is set to 0 whereas, the same circuit performs the subtraction of same two input bits when c is set to 1. 7

OR

Design a code converter circuit that converts binary code into Gray code.

- b) Design a BCD synchronous up counter using T-flip flop. 8
4. a) Implement the following three Boolean function with a PLA 8
- $$F_1 = \sum(0,1,2,4) \quad F_2 = \sum(0,5,6,7) \quad F_3 = \sum(0,3,5,7)$$
- b) What do you mean by Decoder? Implement the following Boolean function $F = \sum(1,3,5,6)$ using 4×1 MUX. 7
5. a) Design a sequential circuit corresponding to the given state diagram using D Flip Flop for the following state diagram. 8



- b) Explain operation of J-K Flip-flop with its logic diagram, truth table, excitation table. 7
6. a) What is counter? Differentiate between serial in serial out register and parallel in serial out register with associated diagrams. 8
- b) Illustrate the process how does binary value of 4 flags in status registers change with necessary diagram. 7
7. Write short notes on: (Any two) 2×5
- Random Access Memory.
 - Self complementing code.
 - Universal Gates.

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuit

Semester: Spring

Year : 2015
Full Marks: 100
Pass Marks: 45
Time : 3hrs.


Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) How can we represent the information? Differentiate between Digital and Analogue system. 7
b) Perform the following conversion. 8
 - i. $(573)_{10} = ()_{\text{Excess-3}}$
 - ii. $(842)_{10} = ()_{2421}$
 - iii. $(10101111)_{\text{GRAY}} = ()_2$
 - iv. $(FAB)_6 = ()_2$
2. a) Simplify the following expression using Boolean algebra 5
 - i. $(AB' + AB'C') + A(B' + AB')$
 - ii. $[(BC' + A'D)(AB' + C'D)']$b) Simplify the Boolean function F and don't care conditions d in (1) SOP 5
(2) POS and (3) draw NAND-NAND equivalent logic. Given:
 - i. $F = A'B'D' + A'CD + A'BC$
 - ii. $d = A'BC'D + ACD + AB'D'$
- c) A Boolean function is given by $F(A,B,C,D) = \sum(3,4,6,8,10,12,14)$ 5
and don't care condition $d(A,B,C,D) = \sum(0,2,8)$. Simplify it using K-Map and implement using NAND gate only.
3. a) Design a combinational circuit that converts a decimal digit from the 2421 code to 84-2-1 code to binary. 8
b) Design a circuit for 4 bit full Subtract adder. 7
4. a) Design a comparator circuit that compared two 4 bit numbers. The two numbers being A and B. It is required to obtain three possible outcomes. i.e. $A > B$, $A < B$ and $A = B$. 8

- b) Implement the following with appropriate MUX:
- $F(A,B,C) = \sum (1,3,5,6)$
 - $F(A,B,C,D) = \sum (0,1,3,4,8,9,15)$
5. a) Design a sequential circuit corresponding to the given state diagram using J-K flip flop.



- b) Design a counter with the following binary sequence. 0, 1, 3, 2, 6, 4, 5, 7 and repeat. Use T flip flop.
6. a) Design an adder/subtractor circuit with one selection variable 'S' and two inputs A and B. When S=0 the circuit performs A+B when S=1 the circuit performs A-B by taking the 2's complement of B.
- b) Design a 4-bit arithmetic circuit which performs eight different arithmetic operations.

Write short notes on: (Any two)

- Magnitude comparator
- Universality of NAND and NOR gates
- Output Hazard Races

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Fall


Year : 2016
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) What is Digital and Analog systems? Also list out the advantages of digital system over the analog system. 7
b) Perform the conversion as indicated 8
 - i. $(243)_6 = ()_{\text{Excess-3}}$
 - ii. $(816)_{10} = ()_{2421}$
 - iii. $(BE)_{16} = ()_2$
 - iv. $(777)_x = (212)_8$
2. a) Implement XNOR gate using only NAND gates and XOR gate using NOR gate only. 7
b) Define Literal & term. Find Canonical SOP for this expression 8
 $F = ac + ab + bc.$
3. a) Design a combinational circuit that converts a decimal digit from the 2421 code to BCD. 7
b) A Boolean function is given: $F(w,x,y,z) = \Sigma(1,4,5,6,12,14,15)$ and don't care condition $d(w,x,y,z) = \Sigma(1011)$. Simplify it using K-map with logic gate implementation. 8
4. a) Design a comparator circuit that compared two 4 bit numbers. The two numbers being A and B. It is required to obtain three possible outcomes. i.e. $A > B$, $A < B$ and $A = B$. 8
b) Realize the following state diagram into a circuit using T- flip-flop. 7



5. a) What are major 5 different between synchronous and asynchronous counters? Design a 4-bit up-down binary counter. 8
 b) What is counter? Differentiate between serial in serial out register and parallel in serial out register with associated diagrams. 7
6. Design an arithmetic circuit with two selection variables, s_1 and s_0 , that generates the following arithmetic operations. Draw the logic diagram of one typical stage. 15

s_1	s_0	$C_{in} = 0$	$C_{in} = 1$
0	0	$F = A + B$	$F = A + B + 1$
0	1	$F = A$	$F = A + 1$
1	0	$F = B'$	$F = B' + 1$
1	1	$F = A + B'$	$F = A + B' + 1$

2x5

7. Write short notes on: (Any two)

- a) Shift register
 b) D-flip flop
 c) PLA

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Spring

Year : 2016
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Define Analog and Digital System. Why digital systems are preferred over Analog system. 5
- b) Convert the following numbers from the given base to the other bases as indicated 1+2+2
 - i. $(11001.11)_2 = ()_8$
 - ii. $(5FE.DD)_{16} = ()_{10}$
 - iii. $(777)_8 = ()_{16}$
- c) Perform the subtraction with the following Binary number using 1's Complement 5
 - i. $1010100-1000100$
 - ii. $1000100-1010100$
2. a) State and Prove De-Morgan's Theorem. Briefly explain the factors to be considered while constructing the Logic Gates. 8
- b) What is don't care condition? Simplify given function using K-map and implement it in a circuit. 7
 $F(W,X,Y,Z)=\Sigma(1,4,5,6,12,14,15)$ and don't care condition
 $D(W,X,Y,Z)=\Sigma(11,13).$
3. a) Design a combinational circuit that accepts a 4 bit number as input and generates the output binary number equal to the 2's complement of input number. 8

OR

Design a circuit for 3-bit parity generation and 4-bit parity checker using even parity.

- b) Explain in detail about synchronous Up/Down counter.
4. a) Define the term LSI and MSI. Design 3:8 decoder with its logic circuit

and block diagram.

b) Implement the following :


i. $F(A,B,C) = \sum (1,3,5,6)$

(using MUX)

ii. $F1 = \sum (0,2,5)$ $F2 = \sum (3,4,7)$ $F3 = \sum (6,7)$

(using ROM)

5. a) Realize the following state diagram into a circuit using S-R flip-flop.



b) Explain operation of J-K Flip-flop with its logic diagram and truth table.

6. a) Design Arithmetic Logic Unit (ALU) that performs 8 Arithmetic operation and 4 different logical operations.

b) Design a MOD 11 asynchronous counter using J k flip flop and showing with its working, counting sequence and timing diagram.

OR

What is shift register? Explain the SISO shift register with circuit diagram.

7. Write short notes on: (Any two)

a) Parity method for error detection

b) SOP and POS

c) PLA

d) Nibble Adder

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Fall

Year : 2017
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) 'Gray code is also known as reflected code'. Justify your answer with appropriate illustration. 5
- b) Determine the value of base x if $(211)_x = (152)_x$. 5
- c) Realize all the basic gates using NAND gate only. 5
2. a) Use K- map to simplify the given Boolean function in SOP form and implement the simplified function using NAND gate only. 7
 $F(A, B, C, D) = \sum(5, 7, 9, 12, 13, 14, 15)$ and don't care, $d(A, B, C, D) = \sum(3, 6, 8)$
- b) Design a circuit of a 3-bit parity generator and the circuit of a 4-bit parity checker for odd parity. 4+4

OR

- Design a combinational circuit that has four inputs and two outputs. One of the outputs is high when majority of inputs are high. The second output is high only when all inputs are of same type. 8
3. a) With the help of an example, show how you can construct a higher order MUX using two or more number of lower order MUXs. 8
- b) Implement a full adder circuit with the help of two half adder circuit along with the truth table. 7
4. a) Explain the operation of clocked R-S flip-flop with the help of its logic diagram, characteristic table and characteristic equation. Differentiate RS and JK flip flop. 8
- b) Design a synchronous 4 bit binary up counter using T flip flop which counts all possible odd numbers. 7

OR

What is a modulo-7 counter? Design such a counter using JK flip-flop. 2+5

5. a) What do you mean by ALU? Design an arithmetic circuit to implement the following function table. A and B are 4 bit binary numbers. 9

S1	S0	Cin	F
0	0	0	A
0	0	1	A+1
0	1	0	A+B
0	1	1	A+B+1
1	0	0	A+B'
1	0	1	A-B
1	1	0	A-1
1	1	1	A

- b) What is a shift register? Draw the block diagram for shifting the content of register A to register B. Describe the operation. 8
6. Compare and contrast *any three* of the following: 5
- a) Synchronous and asynchronous logic. 5
 - b) Decoder and encoder 5
 - c) XOR and XNOR gates 5
 - d) Analog versus Digital System 2x5
7. Write short notes on: (Any two)
- a) Accumulator
 - b) Don't care conditions
 - c) Parity method for error detection

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Spring

Year : 2017
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Explain the digital Number system. Differentiate between analog and digital system.
b) Perform the following subtraction using 2's Complement method
 - i. $(1000100)_2 - (1010100)_2$
 - ii. $(11010)_2 - (10000)_2$
2. a) What are the different types of Binary Codes? Explain each in brief.
b) How can you find the r's complement using (r-1)'s complement? Explain with example.
c) "Excess 3 code is self complementary code" verify the statements
d) What are the universal gates? Why they are called so? Construct NAND gate using NOR gate and NOR gate using NAND gate. 3
3. a) Use K-map to simplify the given Boolean function and once by considering the don't care condition and once by ignoring the don't care condition and realize it using the basic gates
 $F(A, B, C, D) = \sum(1, 4, 8, 12, 13, 15)$ and don't care, $d(A, B, C, D) = \sum(3, 14)$.
b) Design a combinational circuit that has four inputs and two outputs one of the outputs is high when majority of inputs are high. The second output is high only when all inputs are of same type.
4. a) Design a combinational circuit using PLD device as PLA(4*8*4) which is used to implement the full adder functions in which sum represented as S_i and carry represented as C_{i+1} .
b) How the drawback of RS flip-flop is overcome in J-K flip-flop? Explain the J-K flip-flop in detail.
5. a) Define counter. Design a BCD counter that counts the binary

- sequence from 0000 to 1001 and returns to 0000 to repeat the sequence using T-flip-flops.
- b) Explain the operation of RS flip-flop with the help of characteristics table. How it can be converted into T-flip-flop? 2
6. a) Design a synchronous binary 3-bit up counter using R-S flip-flop. 7
- b) Draw arithmetic circuit logic diagram. Design arithmetic circuit with function table that perform eight major functions. 8
7. Write short notes on: (Any two)
- a) Venn diagram
- b) Master Slave Flip Flop
- c) Edge Triggered flip-flop

**SHIVAM STATIONERY & COMPUTER
REPAIRING CENTRE**

PH. NO. 9826736936

ADDRESS : THAPA CHOWK

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Fall

Year : 2018
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.


The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Define Analog and Digital Signal. Differentiate digital system and Analog system. 4
- b) Convert the following conversions: 8
 - i. $(101001.101)_2 = (?)_{10}$
 - ii. $(ABD)_{16} = (?)_8$
 - iii. $(10101101)_2 = (?)_{\text{Gray}}$
 - iv. $(175.351)_8 = (?)_{16}$
- c) Define logic gates. Explain the universality of NAND and NOR gates. 3
2. a) Why NOR gate is called universal gate? State and prove De-Morgan's theorem. 8
- b) Use K-map to simplify the given Boolean function with don't care condition and realize it using basic gates only: $F = \sum(1, 4, 8, 12, 13, 15)$ and $d = \sum(3, 7, 11, 14)$. 7
3. a) Design a combinational logic circuit that has four input and two outputs. One of the outputs is high when majority of inputs are high. The second output is high only when all inputs are of same type. 8
- b) Design a circuit for 3-bit parity generation and 4-bit parity checker using odd parity. 7
4. a) A combinational circuit is defined by the function, 8
$$F_1(A, B, C) = \sum(3, 5, 6, 7)$$
$$F_2(A, B, C) = \sum(0, 2, 4, 7), \text{ implement by using PLA.}$$
- b) What is magnitude comparator? Design a two bit magnitude 7

comparator whose outputs are $A > B$, $A < B$ and $A = B$.

5. a) Design a sequential circuit corresponding to the given state diagram using S-R FlipFlop for the following state diagram.



- b) With necessary logic diagram, truth table, excitation table, explain the operation of J-K flip flop. 7

6. a) What is shift register? Explain serial in parallel out and parallel in parallel out shift registers. 7
- b) Design a 4-bit arithmetic circuits which performs eight different arithmetic operations. 8

7. Write short notes on: (Any two) 2×5

- Counters
- Master-slave Flip Flop
- Nibble Adder

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuit

Semester: Spring

Year : 2018
Full Marks: 100
Pass Marks: 45
Time : 3hrs.


Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

- a) How does the logic system express data during computation? Differentiate between Digital and Analog system. 5
- b) Perform the conversion as indicated (any two). 5
- i. $(235)_6 = ()_{\text{Excess-3}}$
- ii. $(369)_{10} = ()_{2421}$
- iii. $(BCA)_{16} = ()_2$
- c) Use 2's complement to subtract the following:
- i. $(1010)_2 - (10100)_2$
- ii. $(957)_{10} - (876)_{10}$
- iii. $(378)_{\text{BCD}} - (256)_{\text{BCD}}$
2. a) Why NAND and NOR are called Universal Gates? Construct $F = AB + CD$ using universal gates.
- b) Define K-Map. Simplify the expression mentioned below using K-Map. 8
- $F(A, B, C, D) = \sum (1, 3, 7, 10, 13, 15)$
- $d(A, B, C, D) = \sum (0, 2, 8)$
- Where d denotes don't care. Also implement the simplified function using NOR gates only.
3. a) Design a combinational circuit that has four inputs and two outputs one of the outputs is high when majority of inputs are high. The second output is high only when all inputs are of same type. 7
- b) Implement the following Boolean function using 16:1 Multiplexer 8
- $F(A, B, C, D, E) = \sum m(2, 4, 5, 7, 10, 14, 15, 16, 17, 25, 26, 30, 31)$
4. a) Design a 4 bit parallel adder subtractor circuit with one selection variables M and two inputs A and B. For $M = 0$, the circuit required to 7

- perform addition i.e. $(A+B)$ and for $M = 1$, the circuit must perform subtraction $(A - B)$ by taking 2'S complement of B.
- b) Explain negative edge triggered S-R flip-flop with necessary logic diagram, characteristic table, characteristic equation and waveform.
5. a) Design a synchronous Mod-6 counter using clocked D Flip Flop
- b) Define shift register. Draw diagram for parallel in serial out shift register and discuss its operation with necessary explanation.
6. a) Explain the process how does binary value of 4 flags in status register change with necessary diagram.
- b) Design a 3-bit Synchronous DOWN Counter using T flip-flop.
7. Write short notes on: (Any two)
- a) State Reduction and State Assignment
 - b) Random Access Memory
 - c) Self-complementing code



POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuit

Semester: Fall

Year : 2019
Full Marks: 100
Pass Marks: 45
Time : 3hrs.


Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Explain the digital Number system. List out the advantages of digital system over the analog system. 6
- b) "Excess-3 code is a self-complementing code". Justify your answer with appropriate illustration. 5
- c) Explain $(r-1)$'s complement with Example 4
2. a) Perform the conversion as indicated 8
 - i. $(123)_4 = ()_{BCD}$
 - ii. $(4FC)_{16} = ()_8$
 - iii. $(1011011)_{gray} = ()_2$
 - iv. $(45)_{10} - (99)_{10}$, using r 's complement.
- b) State and Prove De-Morgan's Theorem. Explain the universal property of the NOR gate.
3. a) Simplify the following Boolean expression using K-map and implement using NGR gates only. 7
$$F(A,B,C,D) = \sum(0,2,4,6,12,15)$$
$$D(A,B,C,D) = \sum(8,10,14)$$
- b) Design a code conversion circuit to convert Binary Code into Gray Code. 8
4. a) Define Multiplexer and De-Multiplexer. Construct 8×1 MUX using 4×1 MUX and explain with the truth table. 8
- b) Design a combinational circuit using PLD device as PLA ($4 \times 8 \times 4$) that is used to implement full adder function in which sum is represented as S_i and carry as C_i . 7
5. a) Differentiate between Latches and Flip-flop. Draw JK flip-flop circuit to further convert it into T flip-flop with state table and state equation. 8

b) Design a sequential circuit using JK Flip Flop for the following state diagram.



6. a) Design MOD-10 counter using T flipflop. 7
 b) Design a 4-bit Arithmetic unit that performs Addition when mode control bit is 0 and Subtraction when mode control bit is 1. 8

Write short notes on: (Any two)

- a) Master Slave Flip flop
 b) Johnson Counter
 c) Status Register

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Spring

Year : 2019
Full Marks: 100
Pass Marks: 45
Time : 3hrs.


Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) With characters differentiate between Digital and Analog system. 5
b) Perform the conversion as indicated (any two). 5
 - i. $(543)_6 = ()_{\text{Excess-3}}$
 - ii. $(708)_{10} = ()_{2421}$
 - iii. $(BBA)_{16} = ()_2$
- c) Use 2's complement to subtract the following: 5
 - i. $(1011)_2 - (10100)_2$
 - ii. $(952)_{10} - (873)_{10}$
 - iii. $(368)_{\text{BCD}} - (256)_{\text{BCD}}$
2. a) Prove the following Boolean expression 5
 - i. $\overline{A}\overline{B} + \overline{B}C + \overline{A}BC = \overline{A} + BC$
 - ii. $X\overline{Y} + Y\overline{Z} + Z\overline{X} = \overline{X}Y + \overline{Y}Z + \overline{Z}X$
- b) Simplify the Boolean function F and don't care conditions d in (1) SOP 5
(2) POS and (3) draw NAND-NAND equivalent logic. Given:
 $F = B'CD' + A'CD + A'BC + A'B'C'D'$
 $d = A'BC'D + ACD + AB'D'$
- c) A Boolean function is given by $F(A,B,C,D) = \sum(0,1,2,3,10,13,14)$ 5
and don't care condition $d(A,B,C,D) = \sum(4,7,12)$. Simplify it using K-Map and implement using NAND gate only.
3. a) Design a combinational circuit that converts decimal digits from 8-4-2-1 to Excess 3 8
b) Design a combinational circuit using PLD device as PLA (4X8X4) 7
that is used to implement full Subtract or function in which difference is represented as Di and borrow as Br.
4. a) Illustrate the process how does binary value of 4 flags in status 8
registers change with necessary diagram.
b) Implement the following with appropriate MUX: 7

- i. $F(A,B,C) = \sum (1,4,5,6)$
 - ii. $F(A,B,C,D) = \sum (0,1,3,8,9,15)$
5. a) Realize the following state diagram into a circuit using SR flip-flop.



Describe with diagram the working and characteristics of JK flipflop.

- b) Explain operation of J-K Flip-flop with its logic diagram, truth table, excitation table
6. a) What are shift registers? Explain Parallel in serial out and Serial in Parallel out shift register with diagrams.
- b) Design 3 bit up counter using T flip-flop
7. Write short notes on: (Any two)
- a) Computational Logic Design Procedure
 - b) Johnson Counter
 - c) Self-complementing code

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Fall

Year : 2020
Full Marks: 100
Pass Marks: 45
Time : 3hrs.


Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Define digital system. Why do you prefer Digital systems against its analog counterpart? Explain. 5
- b) Perform the following subtraction using (r-1)'s complement: 5
 - i. $(111001)_2 - (11011)_2$
 - ii. $(2321)_{10} - (8301)_{10}$
- c) What is weighted and non-weighted code? Why Gray code is called reflected code? 5
2. a) Discuss the significance of NAND & NOR gate in Logic circuit. Prove that NAND and NOR gates are the Universal gate. 7
- b) For the given logic expression: 8
$$F(A, B, C, D) = A'B + BD + A'D' + B'D'$$
 - i) Make a truth table
 - ii) Simplify it using K map
 - iii) Realize the simplified expression using NOR gate (2 inputs) only.
3. a) Use K-map scheme to obtain the minimized SOP expression for the given function $f(A, B, C, D) = \sum m(1, 5, 8, 12) + d(3, 7, 10, 11, 14, 15)$ and implement the result using NOR gates only. 8
- b) What are parity bits? Design 3-bit parity generator and 4-bit parity checker circuit for even parity. 7
4. a) Design a combinational circuit using PLD device as ROM which is used to find square of 3 bit numbers. 8
- b) Design and implement full adder circuit using decoder. 7
5. a) What are the significance of a flip-flop? Explain J-K flip-flop along with its logic diagram, truth table and excitation table. 7

- b) Design synchronous sequential circuit for the given state diagram using T flip-flop. 8



6. a) Design and implement Mod-5 counter using JK flip flop. 8
 b) Design an arithmetic circuit implementing given functions. Where A 7
 and B are 4-bit binary input lines.

S_1	S_0	C_{in}	Output (F)
0	0	0	A
0	0	1	A+1
0	1	0	A+B
0	1	1	A+B+1
1	0	0	A+B
1	0	1	A-B
1	1	0	A-1
1	1	1	$\bar{A}$

2×5

7. Write short notes on: (Any two)

- a) Johnson Counter
 b) Tristate Logic
 c) 4-Bit Nibble Adder

POKHARA UNIVERSITY

Level: Bachelor

Semester – Spring

Year: 2020

Program: BE

Full Marks: 70

Course: Logic Circuits

Pass Marks: 31.5

Time: 2 hrs.

Candidates are required to answer in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

Section - A: (5×10=50)

- Q. N. 1 Which system do you prefer, analog or digital? Justify with a real world example. 5+5
Do the following as indicated (@@ is the last two digit of your symbol number):
- $(@@5.DD)_{16} = (\dots)_5$
 - $(F@@2)_{16} = (\dots)_7$

OR

5+5

Simplify the given function F and Dont care condition D in SOP and POS form and draw the logic diagram using

- NAND gate only
 - Nor gate only
- $F = \sum(1,4,5,6,12,14,15), D = \sum(11,13)$

- Q. N. 2 Explain with suitable example how to overcome Half Adder (HA) drawbacks using Full Adder (FA). Is it possible to add & subtract n-bit data using full adder?
- Q. N. 3 What are the major difference between ROM and PLA? Implement the given function using multiplexer (suppose your own data and symbols if necessary):
 $F = (\text{set of digits of your symbol number})$
[For example, if your symbol number is 15070195 then $F = (0,1,5,7,9)$ i.e you should omit the repeated digits of your symbol number.]
- Q. N. 4 Differentiate between combinational circuit and sequential circuit. What is the problem found in RS flip-flop? Explain how it is solved in JK flip-flop.
- Q. N. 5 What are shift registers? Explain the operation of SISO and PISO shift register. Take data 1101

Section - B: (1×20=20)

- Q. N. 6 If you were assign a job for design a simple processor can be used in educational purposes. It consists two units only. They are arithmetic unit and logic unit. Starting with basic function design a complete circuit diagram for
- Arithmetic Circuits
 - Logic Circuits

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Fall

Year : 2021
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) Explain briefly about 7
 - (i) instruction code,
 - (ii) Hexadecimal code, and
 - (iii) Alphanumeric code.
- b) Perform the conversions as indicated (any two). 4
 - i. $(556)_4 = (?)_{\text{Excess-3}}$
 - ii. $(786)_{10} = (?)_{\text{BCD}}$
 - iii. $(437.126)_8 = (?)_2$
- c) Using $(r-1)$'s complement perform subtraction: $(1010100)_2 - (1000100)_2$. 4
2. a) Convert the following to the other canonical form. 8
 - i. $F(x,y,z) = \Sigma(1,5,7)$
 - ii. $F(A,B,C,D) = \Sigma(1,2,7,11,12,14)$
 - iii. $F(x,y,z) = \Pi(0,4,6,7)$
 - iv. $F(A,B,C,D) = \Pi(0,1,2,3,4,6,12)$
- b) Design a logic circuit to implement the Boolean function. 7
$$F(A,B,C,D) = \Sigma(1,3,4,5,7,9,13,14,15)$$
$$D(A,B,C,D) = \Sigma(0,2,8)$$
 - i. Sum of product
 - ii. Implement with NAND-NAND gate only.
3. a) Design a combinational circuit with three inputs and one output. 8
 - i. The output is 1 when binary value of the inputs is less than or equal to 3. The output is 0 otherwise
 - ii. The output is 1 when the binary value of the inputs is an odd number.

- iii. The output is 1 when the binary value of the inputs is an even number.

OR


Design a combinational logic circuit with 3 inputs that provide 1 output when exactly two variables are 1. 7

- b) Construct 8×1 Mux using 4×1 MUX & explain with truth table.
 4. a) Implement the following three Boolean function with a PLA 8
 $F_1 = \sum(0,1,3)$ $F_2 = \sum(1,3,4,7)$ $F_3 = \sum(0,2,5,6)$

OR

Design a BCD to excess -3 code converter and implement using suitable PLA.

- b) Explain operation of JK Flip-flop with its logic diagram, truth table, excitation table. Why JK flip-flop is preferred over RS flip-flop? 7
 5. a) Realize the following state diagram into a circuit using T flip-flop. How can you replace T flip-flops of your final circuit with JK flipflops? 8



- b) Design a circuit for synchronous MOD - 7 counter. 7
 6. a) What are shift registers? Explain Parallel in Parallel out (PIPO) and Serial in Parallel out (SIPO) shift register with diagrams. 7
 b) Design an ALU which performs eight arithmetic and four logical operations. 8
 7. Write short notes on: (Any two) 2×5
 a) Johnson (Switch tail ring) Counter
 b) State reduction.
 c) Grey code as reflected code.

POKHARA UNIVERSITY

Level: Bachelor
Programme: BE
Course: Logic Circuits

Semester: Spring

Year : 2021
Full Marks: 100
Pass Marks: 45
Time : 3hrs.

Candidates are required to give their answers in their own words as far as practicable.

The figures in the margin indicate full marks.

Attempt all the questions.

1. a) "Logical computation is either based on digital system or analog system", today which one is better and why. 5
b) Perform the conversion as indicated (any two). 5
 - i. $(73)_8 = ()_{\text{Excess-3}}$
 - ii. $(196)_{10} = ()_{2421}$
 - iii. $(CAB)_{16} = ()_2$
- c) Use 2's complement to subtract the following: 5
 - i. $(10101)_2 - (10111)_2$
 - ii. $(457)_{10} - (876)_{10}$
 - iii. $(378)_{\text{BCD}} - (256)_{\text{BCD}}$
2. a) Simplify the following Boolean functions to a minimum number of literals. 8
 - a. $(x' + y)(x + y')$
 - b. $x'y'z + x'y + xyz'$
 - c. $(x + y)'(x' + y)'$
 - d. $x(wz' + wz) + xy$
- b) A Boolean function is given by $F(A,B,C,D) = \sum(1,2,7,9,10,13,14)$ and don't care condition $d(A,B,C,D) = \sum(0,3,6,11)$. Implement it using NAND gate only. 7
3. a) Design a combinational circuit that converts a decimal digit from BCD to Excess 3 code. 8
b) Derive a PLA program table and circuit to implement the functions 7
 $F1(A,B,C) = \sum(1,3,5,7)$


$$F_2(A,B,C) = \sum(0,2,4,6)$$

4. a) Implement the Boolean function $F(A,B,C, D) = \sum(0,1,3,4,7,11,15)$ using: (i) 8x1 MUX, (ii) 16x1 MUX
b) Implement the full adder circuit using 3x8 decoder.

OR

What is register? Explain the different type of shift register in brief.

5. a) Design a sequential circuit corresponding to the given state diagram.



- b) Explain operation of RS Flip-flop with its logic diagram, truth table, excitation table.

OR

Design a MOD-8 asynchronous up counter by using J-K Flip Flop.

6. a) Differentiate between synchronous and Ripple Counter. Design a 2-bit synchronous UP counter by using J.K flip-flop.
b) Design an binary adder/subtractor circuit with one selection variable S and two inputs A and B. For $S = 0$, the circuit need to perform addition i.e. $(A+B)$ and for $S = 1$, the circuit must perform subtraction i.e. $(A - B)$ by taking 2's complement of B.

7. Write short notes on: (Any two)

- Read only memory (ROM)
- Output hazard races
- Ring counter